Abstract-Future space missions are going to require a few large focal planes with many sensing arrays and hundreds of millions of pixels all read out at high data rates 1, 2 . This will place unique demands on the electrical and electronics (EE) subsystem design and it will be critically important to have high technology readiness level (TRL) EE concepts ready to support such missions. One such mission is the Joint Dark Energy Mission (JDEM) charged with making precise measurements of expansion rate of the universe to reveal vital clues about the nature of dark energy -a hypothetical form of energy that permeates all of space and tends to increase the rate of expansion. One of three JDEM concept studies -the Dark Energy Space Telescope (DESTINY) was conducted in 2008 at the NASA's Goddard Space Flight Center (GSFC) in Greenbelt, Maryland. This paper presents the EE subsystem framework, which evolved from the DESTINY science instrument study. It describes the main challenges and implementation concepts related to the design of an EE subsystem featuring multiple focal planes populated with dozens of large arrays and millions of pixels.
built now, a design that is generally applicable to a wide variety of missions using large focal planes with large mosaics of sensors. 1. INTRODUCTION In this paper we present the DESTINY concept for the EE subsystem. The EE subsystem is controlling a few large focal planes populated with a mosaic of homogeneous sensors and readout ASICs. The instrument electronics are primarily tasked with the readout and control of a large array of large format detector assemblies (mosaic of HgCdTe Astronomy Wide Area Infrared Imager with 2Kx2K resolution with reference pixels and guide mode or H2RG sensors) in the science focal plane. The science focal plane is passively cooled to a cryogenic temperature. The science array is sampled (non-destructive sampling allowed by the H2RGs) multiple times within an exposure. The focal plane electronics feature a fast readout and onboard signal and data processing of hundreds of frames within an exposure using large external memories, followed by additional lossless data compression in the ICDH box and formatting the data prior to its transmission to the spacecraft Solid-State Recorder (SSR). For the DESTINY instrument EE subsystem the principal challenges are the large number of science detector elements (pixels) -36 2Kx2K H2RG sensors (1.51x10 8 pixels, where K=1024) and the short time in which these elements must be read out (1.31072s). The sensor is read out on multiple (32) 100 KHz channels (0.1152 Gps or Giga pixels per second) and have their data processed and stored in real-time. The resulting sensor and readout noise level of 6e-must be accomplished (as summarized in Section 2). These require readout by a sensor dedicated ASIC that is retrieving and enhancing a sensor frame signal, digitizing the signal and controlling the H2RG sensor and signal multiplexer chip assembly (SCA) -such as the ASIC from Teledyne called SIDECAR. The 36 SIDECAR ASICs and their built-in 36 microprocessors perform the signal digitization at 16 bits, resulting in order of magnitude larger volumes of digital data bits. It transmits the digital data to warm electronics that ingest and process exposure science data, and transmit a single resulting exposure frame (for each sensor) to the spacecraft. The fast processing of such large volumes (1.85 Gbs or Giga bits per second) of data using advanced algorithms, such as SUTR based on the up-the-ramp algorithm by Offenberg, Fixsen and John Mather, is at the core of this challenge. The EE subsystem is processing from 277.5 Gb to 1665 Gb for 150s and 900s exposures correspondently and outputs 0.34 Gb of data for on-board recording, resulting in SUTR data compression by a factor L, where 113 <= L <= 670 for exposures of 150 to 900 seconds. This compression factor is the number of frames from which one frame is generated for output as a result of an exposure data processing. The onboard data processing must sustain the 150s integrations assuming an average 86% observing efficiency over a day. SUTR also reduces the sensor and readout noise by a factor proportional to sqrt(L) or between 10 to 25 times, resulting in readout noise reduction to required 6e-level.
The solution to the DESTINY-type instrument requirements of intensive data processing for reducing sensor and readout noise to 6e-and output data rate commensurate with the state-of-the-art space-to-ground communications link is both technically and fiscally feasible. The EE subsystem does not require new technology development prior to the design phase. It leverages the Hubble Space Telescope (HST), James Web Space Telescope (JWST), Spitzer Observatory, Solar Dynamics Observatory (SDO) and the Global Precipitation Mission (GPM) missions' EE technologies (presented in Section 4) and heritage in Science Sensors, ASICs and ROICs, onboard data processing by using reconfigurable computing (RC), FPGAs, Network and Instrument Sensor Web (ISW) [7] topologies, fine thermal control sensors, high speed data interfaces (Spacewire, High-Speed LowVoltage Differential Signaling or LVDS), harness radiation protection, and large 3.6 GB External Synchronous dynamic random access memory (SDRAM) augmented by a 0.34 GB SDRAM Buffer for exposure frames output to the ICDH. The SUTR maps the 3.6 GB SDRAM into 0.34 GB memory buffer for each exposure for all 36 sensors, which in-turn is compressed conservatively at 2:1 ratio by the ICDH for output of 170 MB per exposure to the SC SSR for the shortest exposure of 150 seconds.
The science focal plane's large sensors with readout electronics are of proven technology for small mosaic configurations. The science sensors are controlled individually by high-performance ASICs. Each ASIC ingests sensor analog signals and outputs 16-bit digital data on 4 16-MHz channels to powerful processing boards (called "SUTR Boards") with built-in redundancy. The processing boards' FPGA cores ingest the ASIC output digital data, perform the SUTR data processing and output an exposure frame for each sensor for different science exposure mode integration times (150 seconds to 900 seconds) from its exposure output buffer to the ICDH. The instrument flight software (IFSW) running on the RAD750 computer in the ICDH controls the data processing. A SUTR board comprises two large FPGAs (80 FPGAs total) running the pre-processing and SUTR data processing (the IFSW application computationally intensive functions) in firmware and hardware. A 125 MB SDRAM module on each SUTR board supports the data processing. The output of a processing board digital module is a sequence of packetized sensor frames comprising an operational science mode exposure. These packets are networked over Spacewire interfaces to the ICDH for 2:1 lossless compression and the Consultative Committee for Space Data Systems (CCSDS) 2% overhead packetization, and forwarded by the ICDH to the Spacecraft SSR over high speed Spacewire interface. This results in a maximum 170 MB exposure frames data stream transmitted to the SC SSR for each exposure. For 150s exposures and 86% observing efficiency this amounts to 864 daily frames for each of the 36 sensors or 1.5 Tb that determines the size of the SC SSR The ASIC/ROICs selection of SIDECAR ASIC and its configuration architecture, as well as SUTR processing and reference pixels utilization for noise reduction, address the sensor readout noise requirements of 6e-per exposure. The implementation of the instrument flight software for the data processing in the FPGA hardware addresses the data volumes, rates and onboard computational complexity requirements. The hardware compression modules comprise a card with an architecture that implements the required throughput requirements to the spacecraft SSR. The compression card is assisted by the RAD750 and IFSW in the ICDH. All critical hardware components are radiation hardened.
The flow of analog signal and digital data is organized in packets, identifying the data source, the frame boundaries and the frame unit of information -line beginning and end codes for analog signals and heritage packet encapsulation for digital data.
The harness between cryogenic sensors, SIDECAR ASICs, and the EE subsystem boxes comprises thousands of conductors. However, such harness design is quite mature, but there are to be tradeoffs of electrical/thermal issues for the SCA-ASIC harness.
The JDEM DESTINY concepts were developed over the last few years and described in [1] [2] [3] [4] [5] [6] [7] .
The DESTINY EE subsystem concept and framework were developed according to the DESTINY instrument top-level and key driving requirements. The following Section 2 Key Driving Electronics Requirements depicts these requirements. The EE subsystem concept, framework and architecture, which meet these challenges and requirements, are presented in Section 3. Section 4 depicts relevant experience and facilities at NASA GSFC to support the JDEM DESTINY-type instrument development.
KEY DRIVING ELECTRONICS REQUIREMENTS
Weak Lensing (WL), Baryon Acoustic Oscillations (BAO) and Supernova Type Ia (SN Ia) measurements are the known techniques to probe dark matter and energy. The JDEM DESTINY Near Infrared Instrument employs two of these three techniques. Although many JDEM requirements are still in the processes of change, evolution and refinement, some are known and mature at this time and sufficient to develop the EE subsystem concept and architecture [1] [2] [3] [4] [5] 6] . Among these are:
• • Reduce on-board stored data volume for constrained downlink channels ♦SUTR real-time data processing resulting in compression larger than 150:1 ratio, followed by ♦ Lossless Data compression in ICDH at 2:1 ratio • Warm electronics boxes are housed in spacecraft bay ♦Ambient temperature for warm boxes
• The FGS carries its own star catalog of some 3000 stars, each described by 5 double-precision floating-point numbers and requiring 120,000 bytes of memory, upgradeable from the ground.
• All on-board processing within the EE subsystem is synchronized with an FGS Timing Control Pulse of Completion of Precise Pointing for an observation exposure. If FGS is part of the SC ACS there must be a timing control pulse interface from SC to the EE Subsystem.
• SUTR boards carry large Synchronous Dynamic Random Access Memories (SDRAM) ♦A few Giga bytes of SDRAM and its management is required to support SUTR boards
• There must be an option for real-time downlink ♦ Critical science and calibration raw telemetry subset storage or bypassing the SSR, for real-time or SSR downlink
• For a single string design the SC SSR, FPGAs, ICDH Processor and External SDRAM memories must be radiation hardened ♦Radhard SDRAM-based boards. With 5 1.85Gbs modules per board the SSR is populated with some 100 boards and weighing more than 50 kg.
The following Figure 1 depicts the EE Subsystem concept framework and architecture, tailored to key requirements.
Figure 1. EE Subsystem Conceptual Architecture and Science Data Flow Diagram
The key requirements [1] [2] [3] [4] [5] 6] , the decision on the placement of the EE subsystem warm electronics boxes in the spacecraft bay, the size, weight and power of the EE subsystem boxes, as well as the grass-roots cost [8] , were determined in the DESTINY study. These characteristics formed the basis for the DESTINY instrument EE subsystem concept and framework.
DESTINY INSTRUMENT EE SUBSYSTEM

CONCEPT
The EE subsystem signal and data flow are outlined in the diagram in Figure 1 . The instrument EE subsystem components are presented in yellow. The DESTINY EE subsystem concept was developed on electronics board functionality level and EE box level. EE subsystem data processing box (SUTR box with a board dedicated to each sensor/ROIC pair) comprises a number of boards, for example a 12 -board box, resulting in a number of SUTR boxes depending on the actual size and number of focal planes. The DESTINY EE subsystem scope is similar, but at the same time very different, from heritage instruments. It encompasses all the heritage subsystems' electrical and electronics field, such as providing power to all other DESTINY payload subsystems (except power for telescope thermal control circuits and payload survival heaters), control of the mechanisms and thermal control of focal planes and all other subsystems where power dissipation is low. Thermal control of the telescope, for example, involves large power dissipation and is delegated to the spacecraft. The novel function of the DESTINY EE subsystem is fast readout (1.31 seconds) of large mosaics of large sensors and the on-board FPGA-based processing by the IFSW applications requiring supercomputer resources. The EE subsystem also provides a hardware platform for the IFSW data system that is distributed between the ICDH (Heritage Operating System and Command and Telemetry high-level processing function) and the FPGA computational hardware. The flight software team is now also developing the IFSW application algorithms for their further programming by hardware engineers on the FPGAs and DSPs that provide the super-computer capabilities.
The H2RG multiplexer readout and digitization ASICs comprise multiple microprocessors requiring microcode programming -also a function of the IFSW. We envision that this programming also partially falls into the domain of the instrument flight software. This is a shift in paradigm from heritage flight software and it requires careful considerations in the conceptual design of the newer instrument flight software, such as for DESTINY. Some of the EE subsystem functions, for example those related to mechanisms and thermal control, may be developed by the thermal and mechanical subsystem team. However, the EE subsystem is a placeholder for such functions' deliverables.
THE HERITAGE AND KNOW-HOW AT NASA GSFC
The EE subsystem key technologies, the HgCdTe sensor/ H2RG multiplexer ROIC chip assembly or SCA, the SCA SIDECAR ADC and control ASIC, the ACTEL RTAX-2000S FPGAs, the 1Gb SDRAM Memory Modules and the RAD750 Computer and Harness were all used in previous flight missions. The 
CONCLUSIONS
We have introduced the JDEM DESTINY-type instrument EE subsystem challenges, presented its key driving electronics requirements and the EE subsystem concept framework and science data flow diagram. In Section 4, the Heritage and Know-How Section, we elaborated on the NASA Goddard Space Flight Center experience and capabilities related to the development of such an instrument using the available high TRL 6-8 key technologies. The NASA GSFC has the end-to-end flight electronics design/fabrication/testing capabilities: Circuit and Chassis Design, Layout, Fabrication and Assembly, Electrical and Environmental Test Facilities, as well as Established Set of Standards, Requirements and Procedures for the development of the instrument now. We have presented the concept of an EE subsystem and a framework that are generally applicable to a wide range of future missions needing a low cost and high reliability EE subsystem implementation. Such an EE subsystem enables intensive on-board processing of data from large mosaics of sensing arrays with 100's of millions of pixels operating at cryogenic temperatures and read out and processed at Giga bits per second data rates. 
